FPGA Implementation Of Barrel Shifter using Reversible Logic

Vol.2  No.1

Year: 2014

Issue : Dec-Feb

Title : FPGA Implementation Of Barrel Shifter using Reversible Logic

Author Name : S. Justin Alex, T.Antony Beno Prakash , R.Anandarasu , S.Poorna Lekha , Komala Vani Chala

Synopsis :

Conventional Combinational logic circuits dissipate heat for every bit of information that is lost during their operation. Due to this fact the information once lost cannot be recovered in any way. A reversible logic gate is a n-input, n-output logic device which helps to determine the outputs from the inputs but also the inputs can be recovered from the outputs. Extra inputs or outputs are added so that the number of inputs is made equal to the number of outputs whenever it is necessary. For reversible computer the heat dissipation is logically 0. Therefore, in upcoming high performance it is considered as the promising technology at low power consumption. Therefore, there is requirement of designing reversible gates. A barrel shifter is a digital circuit that can shift a data word by a specified number of bits in one clock cycle. The proposed techniques overcome the shortcoming of the present techniques like garbage output, delay and quantum cost and efficiency in designing the circuit which can be performed effectively by increasing the performance and reducing the delays with the same power consumption. It also reduces the no of flip flops, and gates which reduces the memory size and area.

For more details:

imanagerpublications.com