FPGA Implementation Of Barrel Shifter using Reversible Logic

Vol.2  No.1

Year: 2014

Issue : Dec-Feb

Title : FPGA Implementation Of Barrel Shifter using Reversible Logic

Author Name : S. Justin Alex, T.Antony Beno Prakash , R.Anandarasu , S.Poorna Lekha , Komala Vani Chala

Synopsis :

Conventional Combinational logic circuits dissipate heat for every bit of information that is lost during their operation. Due to this fact the information once lost cannot be recovered in any way. A reversible logic gate is a n-input, n-output logic device which helps to determine the outputs from the inputs but also the inputs can be recovered from the outputs. Extra inputs or outputs are added so that the number of inputs is made equal to the number of outputs whenever it is necessary. For reversible computer the heat dissipation is logically 0. Therefore, in upcoming high performance it is considered as the promising technology at low power consumption. Therefore, there is requirement of designing reversible gates. A barrel shifter is a digital circuit that can shift a data word by a specified number of bits in one clock cycle. The proposed techniques overcome the shortcoming of the present techniques like garbage output, delay and quantum cost and efficiency in designing the circuit which can be performed effectively by increasing the performance and reducing the delays with the same power consumption. It also reduces the no of flip flops, and gates which reduces the memory size and area.

For more details:

imanagerpublications.com

Synchronous Reference Scheme for Improving the Active Power Filter Performance by using Fuzzy Controller

Vol.2  No.1

Year: 2014

Issue : Dec-Feb

Title : Synchronous Reference Scheme for Improving the Active Power Filter Performance by using Fuzzy Controller

Author Name : Appikonda mohan, BOLISETTI NAVEEN, Chiranjeevi Tirumalasetty , MOTHI RAM bhukya

Synopsis :

This paper suggests an active power filter implemented with a four leg voltage-source inverter using DQ (Synchronous Reference Frame) based Current Reference Generator scheme. The use of a four-leg voltage-source inverter allows the compensation of current harmonic components, as well as unbalanced current generated by single-phase non-linear loads. The grid interfacing can thus be utilized as:1) Power Converter to inject power generated from rest of the grid, and 2) Shunts APF to current unbalance, load current harmonics and load reactive power demand. The compensation, performance of the proposed active power filter using an adaptive fuzzy controller and the associated control scheme under steady state and transient operating conditions are demonstrated through simulation results.

For more details:

imanagerpublications.com

An improved Multilevel Inverter with Lesser Number of Switches for aAn Induction Motor Drive

Vol.2  No.1

Year: 2014

Issue : Dec-Feb

Title : An improved Multilevel Inverter with Lesser Number of Switches for aAn Induction Motor Drive

Author Name : Ayyappa Srinivasan M G, N.Nirmal Singh

Synopsis :

An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, have been proposed in this paper. Open-end winding induction motor, when fed from its two ends by a three level inverter, suffers from the drawbacks of common mode voltage, which causes current to flow through its bearings along with the shaft and that type of capacitor voltage unbalance, causes current to flow through the neutral point. Further, such inverters require a large number of switches, which lead to higher switching losses and unequal voltage stress in the switches. A new inverter topology with less number of switches, that gets rid of the problems of common mode voltage and DC link capacitor voltage unbalance along with reduced and equalized voltage stresses in the switches, has been proposed in this paper. The simulation and the hardware results of the proposed topology show smoother output voltages across the machine phases.

For more details:

imanagerpublications.com

Fuzzy Based Power Flow Control in Grid connected Microgrid Consistingo of Pv-Pemfc Hybrid System

Vol.2  No.1

Year: 2014

Issue : Dec-Feb

Title : Fuzzy Based Power Flow Control in Grid connected Microgrid Consistingo of Pv-Pemfc Hybrid System

Author Name : MOTHI RAM bhukya, BOLISETTI NAVEEN, Chris Fook Sheng NG, Ch.Ravi Kumar

Synopsis :

This paper evaluates the performance of a fuzzy based power flow control of grid connected hybrid system. The hybrid system composed of a Photo Voltaic (PV) array and a Proton Exchange Membrane Fuel Cell (PEMFC) is considered. The Photo Voltaic (PV) array normally uses a Maximum Power Point Tracking (MPPT) technique to continuously deliver the highest power to the load when there are variations in irradiation and temperature which make it become an uncontrollable source. In coordination with PEMFC, the hybrid system output power becomes controllable. Two operation modes, the Unit -Power Control (UPC) mode and the Feeder-Flow Control (FFC) mode, can be applied to the hybrid system. In the UPC mode, variations in load demand are compensated by the main grid because the hybrid source output is regulated to reference power by using an adaptive fuzzy controller. The proposed operating strategy with a flexible operation mode change always operates the PV array at maximum output power and the PEMFC in its high efficiency performance band, thus improving the performance of system operation, enhancing system stability, and decreasing the number of operating mode changes. This new control concept is demonstrated with extensive MATLAB/Simulink simulation studies.

For more details:

imanagerpublications.com

Electronic Circuit Design for Electromagnetic Compliance through Problem-Based Learning

Vol.2  No.1

Year: 2014

Issue : Dec-Feb

Title : Electronic Circuit Design for Electromagnetic Compliance through Problem-Based Learning

Author Name : Gisli Thorsteinsson, Tom Page

Synopsis :

Recent regulations have demanded that electronics manufacturing companies control emissions from their products and the susceptibility of their products for Emissions from other products. In addition, unexpected product failure and the ever-present demands of technology are also forcing the electronics industry to face the need to maintain Electrical Integrity. The investigations into high-speed design techniques have shown three major causes of failure: emissions from interconnecting conductors; poor PCB layout and lack of technical knowledge in Electro Magnetic Compatibility (EMC). Catching these kinds of electrical integrity problems early in the design phase allows designers to take timely action without jeopardising project time scales. The work reported here presents design for manufacturing guidelines and rules to maintain electrical integrity in Printed Circuit Boards (PCBs). Currently, a common method for handling EMC is through compliance testing of the final product. Similarly, noise budget is measured on finishing prototypes. Since product life cycles are reduced, dealing with EMC late in the design cycle is undesirable. The cost of fixing may also be higher at a final stage because only a few options are available to correct the problem. A 'find and fix' approach is no longer acceptable. More and more companies are facing or will soon be facing EMC and electrical integrity issues. The majority of analysis tools available today are targeted towards simulation engineers. Such tools are not easy to use and are dependent on the availability and accuracy of complex simulation models. Moreover, they also tend to be ineffective on how to correct potential EMC problems.

For more details:

imanagerpublications.com

A Design and Real Time Implementation of Plc for Automatic Neutralization in ASTP

Vol.1  No.4

Year: 2013

Issue : Sep-Nov

Title : A Design and Real Time Implementation of Plc for Automatic Neutralization in ASTP

Author Name : P. Premkumar, R.Dhanasekar , G.R.Hamsa , S.K.Logadharshini , S.Elavarasan

Synopsis :

The paper introduces a Real Time monitoring Automatic analysis and Neutralization of HNO3 in Acid Storage and Treatment Plant (ASTP). This system aims to reduce the variability and processing time involved in manual neutralization while maintaining comparable results. The used acids like HNO , HF are acidic that causes environment hazards so it 3 should be treated properly. The conventional method employs sampling the acid for pH measure and then manually neutralizes it. This system proposes pH monitoring at running condition and neutralizing with lime automatically so as to maintain pH level at 6.5 to 8.0. and also the whole plant with various parameters like lime milk level, pressure, temperature, flow of acid will be monitored integrally and automatically by the implementation of PLC.

For more details:

imanagerpublications.com

Computer Assisted System for the Autistic Children

Vol.1  No.4

Year: 2013

Issue : Sep-Nov

Title : Computer Assisted System for the Autistic Children

Author Name : K.Kiruba, Dr.D.Sharmila , K.Suganya , K.Sowmya

Synopsis :

Autistic children lack communication and socialization showing stereotyped behavior. This paper is emphasizing on a hardware and a software to identify the needs of such children and also to provide speech therapy. Software has been designed to engage the child throughout the day and helps the parents to identify their needs. In the hardware technique vocal status is tracked from the neck by measuring the glottal airflow estimates. Clinically the treatment can be enhanced by making the child to speak continuously via a biofeedback.

For more details:

imanagerpublications.com

Subthreshold Leakage reduction Strategies for the Design of Low Power Sram

Vol.1  No.4

Year: 2013

Issue : Sep-Nov

Title : Subthreshold Leakage reduction Strategies for the Design of Low Power Sram

Author Name : Vanitha, Parimaladevi M , Sharmila D

Synopsis :

The intensifying trade of transportable electronic devices such as cell phones, laptops, tablet PCs and other handheld devices require minimum power dissipation for retaining the battery life, high reliability and compactness of the system. The highly energy efficient processors and handheld portable systems involve SRAMs as the crucial components which indicate that significant notice has to be given in designing the high performance and power reduced SRAMs. The consumption of power and area penalty of SRAM(Static Random Access Memory) reaches a higher value accordingly with the scaling down of technology. This Paper mainly deals with the subthreshold leakage current which is the predominant leakage component of SRAM cell and circuit level leakage reduction techniques to obtain subthreshold leakage reduced SRAM cell. Various SRAM cell topologies are summarized in the point of subthreshold leakage reduction and their subthreshold and gate leakage currents Hold SNM at various temperatures and process the corners which have been measured and compared. Simulations are performed with 90nm CMOS technology process file using Mentor Graphics. Finally, the 8T SRAM bitcell has been identified as the best cell topology designed with dynamic V DD scaling technique, which reports considerable leakage reduction over 6T at all process corners. Simulation results revealed that there is a considerable improvement of hold SNM at 25ºC in 8T over other SRAM cell topologies.

For more details:

imanagerpublications.com

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Vol.1  No.4

Year: 2013

Issue : Sep-Nov

Title : Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Author Name : M.Karthick, S.Vijayakumar

Synopsis :

Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is performed to replace some D flip-flop into multi bit flip-flops with the given common clock input. In this proposed technique, first step is to identify the flip flops and its placed location, second step is to build the combination table mainly by merging the flip flop and removing the unwanted merging flip-flops, final step is to assign the region , place the flip flop in these flip-flops merging and replacing the merging location. By using this method, the result is used to reduce the power to 24mW and area by reducing to 35 gate count ,because this method considers the area measured as the number of gate count in the merging flip flop.

For more details:

imanagerpublications.com

Differently Paired Current Feedback for Common Mode Stability in High Performance Two Stage CMOS Amplifiers

Vol.1  No.4

Year: 2013

Issue : Sep-Nov

Title : Differently Paired Current Feedback for Common Mode Stability in High Performance Two Stage CMOS Amplifiers

Author Name : Guanglei An, Chris Hutchens, Robert.L.Renneker II

Synopsis :

A robust method for stabilizing Fully Differential (FD) two stage amplifiers is presented in Figure 2(c) which is fast, guaranteed latch free, low offset while offering simpler tracking of compensation with some increase in power dissipation. Submicron processes with supply voltages ranging from 0.7 to 1.2 V place an ever increasing demand for efficient use of analog supply budget headroom, Common Mode (CM) offset (VOSCM ), differential offset (Vos), and noise erode dynamic range. Common Mode (CM) offset is an often overlooked error contribution of the CM feedback amplifier. The desirable qualities of a CM amplifier are, fast settling, latch up free operation under all transient conditions while being low power, contributing low noise, low VADCs to FD circuits, i.e. pipeline  (Analog-to-Digital Convertors). It  is widely known that, current feedback can be fast, limited only by the current gain bandwidth of the process [1,2]. The proposed CM current amplifier in Figure 2(c) avoids latching states while maintaining Common Mode FeedBack (CMFB) loop stability and simplifying CMFB compensation.

For more details:

imanagerpublications.com